We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

Advanced FPGA Engineer

Aleron
8800 Queen Avenue South (Show on map)
Oct 15, 2025


Description

Acara Solution is looking for an Advanced FPGA Engineer for our client located in Bloomington, MN.

  • Responsible for definition, design, verification, and documentation for ASIC (Application Specific Integrated Circuit) and FPGA (Field Programmable Gate Array) developments.
  • Determines architecture, system simulation and detailed design approach.
  • Defines module interfaces and all aspects of device design and simulation.
  • Evaluates the process flow, including but not limited to high-level design, synthesis, placement and routing, timing, and power utilisation.
  • Creates test and simulation plans that establish functional criteria.
  • Verifies test results and analyses performance.
  • Also review vendor capabilities, foundry technologies, device libraries and simulation tools
  • Participates in the improvement of the ASIC/FPGA organisational processes.
  • Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the ASIC/FPGA development life cycle.
  • Contributes to the research and analysis of data, such as customer design proposal specifications and manuals, to determine the feasibility of design or application.
  • Selects components and equipment based on analysis of specifications and reliability.
  • Provide leadership and direction to lower-level employees.
  • Independently determines approach to solutions.
  • Contributes to the completion of major programs and projects.
  • Plans and executes project tasks for activities described above.
  • Regular contact with senior levels of internal work groups.
  • Works under limited direction.
  • Contact with project leaders and other professionals within the Engineering department and with project teams across the company.
  • Some contact with external customers.
Job Requirements
Required Skills / Qualifications:
  • Bachelor's Degree in Electrical or Computer Engineering or Science or Engineering or Mathematics.
  • Minimum 5 years of experience with FPGA Engineering.
Preferred Skills / Qualifications:
  • Master's Degree.
  • Highly proficient use and understanding of ASIC/FPGA engineering concepts, principles, and theories.
  • Highly proficient in the principles and techniques of ASIC/FPGA design.
  • Highly proficient understanding of ASIC/FPGA processes.
  • Highly proficient knowledge of other related disciplines.
  • Keeps abreast of technology trends.
  • Highly proficient awareness of business objectives and the Engineering's role in achieving them.
  • Highly proficient in Microsoft Office applications.
  • Highly proficient in ASIC/FPGA design tools.
  • Highly proficient in written and verbal communication skills.
  • Ability to think creatively.
  • Ability to multitask.
  • Highly proficient in communicating issues, impacts, and corrective actions.
  • Highly proficient ability to recognise and clearly report information relevant to sound ASIC/FPGA design.
  • Highly proficient in developing and selling concepts and ideas.

Additional Information:

  • Upon offer of employment, the individual will be subject to a background check and a drug screen.
  • In compliance with federal law, all persons hired will be required to verify identity and eligibility to work in the United States and to complete the required employment eligibility verification form upon hire.
  • Active Secret Clearance.
Aleron companies (Acara Solutions, Aleron Shared Resources, Broadleaf Results, Lume Strategies, TalentRise, Viaduct) are an Equal Opportunity Employer. Race/Colour/Gender/Religion/National Origin/Disability/Veteran.
Applicants for this position must be legally authorised to work in the United States. This position does not meet the employment requirements for individuals with F-1 OPT STEM work authorisation status.

Apply

Applied = 0

(web-c549ffc9f-j8rxw)