We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

Hardware & Silicon Validation Senior Staff Enigneer

Marvell Semiconductor, Inc.
paid time off, flex time, 401(k)
United States, Massachusetts, Westborough
Jul 19, 2025

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

The Marvell post silicon validation group designs and develops test platforms for validating multi-core Arm-based Network processors and custom ASIC's, used in many communication infrastructure applications such as 5G base stations, hard disk drive (HDD), Fiber Channel (FC), solid-state drive (SSD), NICs, Data Center and Cloud Computing platforms. As a member of the Post-Silicon Validation team, you will have the opportunity to contribute to several areas of product development and validation including functional, electrical, and system stress. Additional contribution opportunities include the development of SW, test plans, and utilities to enable customer platforms. The Post-Silicon Validation team develops solutions and validates a range of IO interfaces and functions on multi-core ARM processors including DDR5, Ethernet, RFOE, PCIe, USB, eMMC, and more.

What You Can Expect

  • Develop embedded C based FW solutions to enable a range of customer memory configurations.
  • Integrate and support 3rd party DDR PHY initialization firmware within Marvell's SDK.
  • Develop memory diagnostic and eye margin assessment tools.
  • Develop and evaluate methods to optimize memory performance and support RAS objectives.
  • Validate memory controller features on new SOCs.
  • Support bring-up activities on memory sub-systems for new products.
  • Provide support for application teams and customers.

What We're Looking For

  • Bachelor's degree in Computer Science, Electrical Engineering, or related fields and at least 5-10 years related professional experience. Master's degree in Computer Science, Electrical Engineering, or related fields with 3-5 years of experience.
  • Strong background in computer architecture.
  • Exposure to DDR based memory sub-systems (LPDDR and HBM is a plus).
  • Emulation experience is a plus.
  • Familiar with Signal Integrity concepts as it relates to DDR interfaces.
  • Proficient in C and Python.
  • Excellent verbal and written communication skills.

Expected Base Pay Range (USD)

136,400 - 201,800, $ per annum

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

#LI-TT1
Applied = 0

(web-6886664d94-5gz94)