We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

FPGA Design/Verification Engineer - Clearance (hybrid)

22nd Century Technologies, Inc.
Pay Rate: $45-$55/hr on W2
United States, New York, Liverpool
Jan 29, 2025
Job Title: FPGA Design/Verification Engineer - Clearance (hybrid)

Location with zip code: Liverpool, NY 13088

Pay Rate: $45-$55/hr on W2

Shift Timing (Day/ Evening/ Nigh)t: 1st shift; day 8am-5pm

Duration: 10 Months +

Job Type (Contract/ Full time/ Part-Time): Right to Hire

Security Clearance: Active Secret Security Clearance Position will require Min two days a week onsite dependent on program requirements for the week.

Job Description:

This is an FPGA Design/verification Engineering contract position.

  • Firmware Engineering and FPGA design responsible for the analysis, design, programming, debugging and modification of software and troubleshooting code for firmware (IC embedded code) applications.
  • Work often involves analog and digital hardware and software operating systems.
  • Performing Design Architecture activities for various programs and IRAD projects
  • Typically, programs in machine language, assembly language and high-level languages (e.g., System Verilog, VHDL, C, C++).
  • Working with Hardware Engineering Team to complete Hardware Development, Simulation and Verification for digital signal processing and general processing projects
  • Supporting Integrated Product Teams, Engineering Project Manager, and Program Office staff to meet all customer objectives and program milestones.


Required Experience:

  • Ability to perform FPGA/Firmware architecture and design
  • General knowledge of standard test equipment such as oscilloscopes, signal generators, and spectrum analyzers
  • Position requires knowledge and exposure to hardware design.
  • System Verilog and/or VHDL, C, C++, and Matlab experience is Required
  • Digital Signal Processing (DSP) experience
  • We typically use VHDL, although System Verilog experience is also a plus.

Applied = 0

(web-6f6965f9bf-tv2z2)